

8

7

6

5

↓

4

3

2


1

COMPONENT LAST USED BLOCK		
COMPONENT	LAST USED	NOT USED
CAPACITORS	C253	C7, C30, C54, C78, C104, C128, C154, C181, C207, C234
RESISTORS	R26	R3-R9, R11-R17
RESISTOR PACKS	RP19	-----
DIGGES	CP9	-----
CRYSTALS	Y1	-----
SWITCHES	S45	-----
LED NETWORKS	CP4	-----
JUMPERS	W2	-----

SPARE FUNCTIONS ³			
LOCATION	TYPE	QTY	SPARES
RP1	1K PULL-UP	1	5
RP2	330/390 TERM	1	13
RP7	1K PULL-UP	2	12, 13
RP10	1K PULL-UP	1	13

REVISIONS				
PART REV	DATE	DESCRIPTION	DATE	APPROVED
P P		PREPRODUCTION RELEASE PER DRN 0093	30 SEPT85	R.M.H
A A		PRODUCTION RELEASE PER ECD 1448, DCN 0197	3 FEB 88	R.M.H
B B		REVISED PER ECD 1518, DCN 0240	3-17-88	R.M.H
C C		REVISED PER ECD 1778, DCN 0410	25 JAN 87	R.M.H

³ FOR SPARE IC FUNCTIONS SEE CHIP MAP, SHEET 3.
 ? CAPACITOR VALUES ARE IN FARADS, +80/-20%, 50V.
 1 RESISTOR VALUES ARE IN OHMS, +/- 5%, 1/4W.
 NOTES: UNLESS OTHERWISE SPECIFIED.

DIMENSIONS IN DIMES AND INCHES AFTER MOUNTING REMOVE BURRS AND SHARP EDGES	DESIGNED BY L. BAGGS	DATE 9-13-85	 TUSTIN, CALIFORNIA
TOLERANCE UNLESS SPECIFIED DIMENSIONS .31 = +/- .02 ANGLES +/- 0 DEG TO 90 DEG	CHECKED BY J. M. H.	DATE 10-08-85	
INTERNAL	APPROVED BY M. WEINSTEIN	DATE 8-30-85	SCHEMATIC CPU BOARD
FINISH	APPROVED BY W. ATWOOD	DATE 2-30-85	
DO NOT SCALE DRAWING	DRAWING NO. NEXT ASSY. MARK 52	THIS DRAWING AND THE INFORMATION CONTAINED HEREIN ARE PROPRIETARY TO POINT DATA CORPORATION AND SHALL NOT BE REPRODUCED, COPIED, USED, OR DISCLOSED TO OTHERS WITHOUT THE PRIOR WRITTEN CONSENT OF POINT DATA CORPORATION.	TITLE 54008 SCALE NONE SHEET 1 OF 21

8

7

6

5

↑

4

3

2


1

BACK PLANE INTERFACE

A					
TOP			BOTTOM		
PIN	SIGNAL	SHT	PIN	SIGNAL	SHT
1	GND	21	2	GND	21
3	+5V	21	4	+5V	21
5			6		
7	PWRGDN- +5V	19	8	V0- +2V	15
9			10		
11	PWRFF- +5V	19	12		
13	V2- +2V	15	14	V3- +2V	15
15	V4- +2V	15	15	V5- "	15
17	V6- +2V	15	18	V7- "	15
19	V8- "	15	20	V9- "	15
21	V10- "	15	22	V11- "	15
23	V12- "	15	24	V13- "	15
25	V14- "	15	26	V15- "	15
27	V16- "	15	28	V17- "	15
29	V18- "	15	30	V19- "	15
31	V20- "	15	32	V1- "	15
33	GND	21	34	GND	21
35	V21- +2V	15	35	V22- +2V	15
37	V23- "	15	38	MSK0- 3.5	19
39	V24- "	15	40	INTA+ GND	19
41	V25- "	15	42	DATIB+ "	19
43	V26- "	15	44	DATIA+ "	19
45	V27- "	15	46	DS3- 3.5V T	15
47			48	DATOC+ GND	19
49			50	CLR+ "	19
51	V28- +2V	15	52	STR1+ "	19
53	V29- "	15	54	DATIC+ "	19
55	V30- "	15	56	DATCB+ "	19
57			58	DATOA+ "	19
59			60	CC-A- 3.5V	15
61			62	DS4- 3.5V TOUCH	15
63			64	DS5- " " "	15
65			66	DS2- 0V	15
67			68	DS1- 3.5V TOUCH	15
69			70	ICPST+ 0V	15
71			72	DS0- 3.5V TOUCH	15
73			74	ICPLS+ 0V	19
75			76		
77			78		
79			80	SELD- +5V TOUCH	19
81			82	SELB- " " "	19
83			84	PEL- +4V	15
85			86	RUN- 0V	15
87			88	CL- "	15
89			90	CNT- +5V	20
91			92	STP- +5V	20
93	HISFDC+ 1.2.6V	15	94		
95	GND	21	96		
97	+5V	21	98	+5V	21
99	GND	21	100	GND	21



BACK PLANE INTERFACE

B					
TOP			BOTTOM		
PIN	SIGNAL	SHT	PIN	SIGNAL	SHT
1	GND	21	2	GND	21
3	+5V	21	4	+5V	21
5	V31- +2V	15	6		
7	LWORD- 3.5V	19	8	WRITE- 3.5	19
9			10		
11			12	AS- 3.5	17
13			14	DS- 3.5	17
15			16		
17	DCHMO- 0V	15	18	SYSCLK- WWV	15
19			20		
21			22		
23			24		
25			25	BRUSY- 3.5	15
27			29	BERR- "	15
29	INTR- 4.5V	19	30	BEPC- "	15
31			32	DTACK- "	15
33	DCHO+ 0V	19	34		
35	DCH-R- 3.5V	15	36		
37	DCHI+ 0V	15	38		
39			40		
41	RGFN5-Clock	15	42		
43			44		
45			46		
47			48		
49			50	GND	21
51			52		
53			54		
55	DATA7- 3.5 T	14	56	DATA14- 3.5	14
57	DATA5- " T	14	58	DATA11- "	14
59	DATA12- " T	14	60	DATA8- "	14
61	DATA4- " T	14	62	DATA0- "	14
63	DATA9- " T	14	64	DATA13- "	14
65	DATA1- " T	14	66	DATA15- "	14
67			68		
69			70		
71			72		
73	DATA3- " T	14	74		
75	DATA10- " T	14	76		
77			78		
79			80		
81			82	DATA2- 3.5V	14
83			84		
85			86		
87			88		
89			90		
91			92	GND	21
93			94		
95	DATA6- " T	14	96		
97	+5V	21	98	+5V	21
99	GND	21	100	GND	21




CONNECTOR INTERFACE

SIZE	DRAWING NO.	REV
D	54008	C
SCALE NONE	SHEET 4 OF 21	



74F181 FUNCTIONS

FN.	M	S3	S2	S1	S0
A+B	0	1	0	0	1
B	1	1	0	1	0




PFA, APL AND MA

DATE	DESIGN NO.	REV.
D	54008	C
SCALE NONE	SHEET 6 OF 21	

8 7 6 5 4 3 2 1

HIGH SPEED ON-BOARD MEMORY

6 L0A- THRU L13A-



RAM


SIZE	QUANTITY NO.	REV
D	54008	C
SCALE: NONE		SHEET 7 OF 21

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

6 L04- THRU L13A-

HIGH SPEED ON-BOARD MEMORY



16 MWE1-

18 ME1-

18 MWE1-

18 ME1-

RAM


SIZE	ORGANIZ. NO.	REV.
D	54008	C
SCALE: NONE	SHEET B OF 21	

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

6 L03- THRU L138-

HIGH SPEED ON-BOARD MEMORY



18 MWE2-

18 ME2-

18 MWE2-

18 ME2-

RAM


REV	DU+DIB NO.	REV
D	54008	C
SCALE NONE		PRINT 8 OF 21

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

6 L08- THRU L129-


HIGH SPEED ON-BOARD MEMORY




RAM

SIZE	54008	NO.
D		C
SCALE NONE		PAGE 10 OF 21


8 7 6 5 4 3 2 1



G AND IR	
DATE	DRAWING NO.
D	54008
SCALE	NONE
SHEET 11 OF 21	




S/D AND ALU		
SIZE	DRAWING NO.	REV
D	54008	C
SCALE	NONE	SHEET 12 OF 21




RAM/B. I/O BUS, SKP		
BIT D	OVERPAGE NO. 54008	REV. C
SCALE NONE	SHEET 14 OF 21	

I/O BUS CONTROL SIGNALS

32-BIT HIGH-SPEED BUS TO EXTENDED MEMORY




32-BIT BUS CONTROL SIGNALS



I/O CTRL. V BUS		
SIZE	DATE/REV	REV
D	54008	C
SCALE	NAME	SHEET 15 OF 21

8 7 6 5 4 3 2 1




FIRMWARE PROMS AND REGISTERS FIRMWARE PROMS AND REGISTERS



REV	33-100 NO.	REV
D	54008	C
SCALE	NONE	SHEET 17 OF 21

8 7 6 5 4 3 2 1

UNIVERSAL SWITCH/INDICATOR OPTION



INDICATORS

SIZE	QW-110	REV
D	54008	C
SCALE	NONE	SHEET 20 OF 21

8 7 6 5 4 3 2 1



SPARE IC LOCATIONS

SPARE20	SPARE20	SPARE20	SPARE20	SPARE20	SPARE24
29A	28B	28B	25A	29G	29F

POWER DISTRIBUTION

SIZE	DWG/REV NO.	REV
D	54008	C
SCALE: NONE		SHEET 21 OF 21