


THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DATA GENERAL CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.


REVISIONS				
REV.	DESCRIPTION	DRFTG.	APP. BY	DATE
01	REVISED PER MND PRINT	RHS		12/19/70
02	REV PER ECO 117 SHEET 3	RHS		1/14/71
03	REV PER ECO 138 SHEET 1	RHS		12/24/70
04	REV PER ECO 148 SHEETS 2-4	RHS		1/17/71
05	REV PER ECO #194, 209	RHS		2/19/71
06	ADD REF. DESIG. PER ECO # 366	RHS		4/14/71
07	ECO 266, 299, 365, 413, 447, 562 + 575	RHS		10/14/71
14	REV. PER ECO # 992	RHS		6/29/72
15	REV. PER ECO # 1060	RHS		7/26/72



QTY.	DESCRIPTION	PART NO.
	UNLESS OTHERWISE SPECIFIED—DIMENSIONS ARE IN INCHES TOLERANCES ON FRACTIONS DECIMALS ANGLES	
	± .005 ± .010 ± .020 ± .050 ± .100 ± .150 ± .250 ± .500 ± 1.000 ± 2.000 ± 5.000 ± 10.000	
	PARTS TO BE FREE FROM BURRS BREAK ALL EDGES 010	
	UNLESS OTHERWISE SPECIFIED—ALL MACH SURFACES	
	MATERIAL	
	FINISH	
DRAWN		DATA GENERAL CORPORATION SOUTHBORO, MASSACHUSETTS 01772
CHECKED		
ENGINEER		
APPROVED		TITLE
FIRST USED ON		CPU NOVA 1200
107-000083		SIZE CODE
SCALE		D 001
		DRAWING NUMBER
		000088
		REV.
		15

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DATA GENERAL CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.

REVISIONS				
REV.	DESCRIPTION	DRFTG.	APP. BY	DATE
01	REV PER SHEET 1	RMS		11/17/70
02	REV PER ECO #17 SHEET 3	RMS		11/18/70
03	REV PER ECO #130 SHEET 1	RMS		12/22/70
04	REV PER ECO #148	RMS		1/14/71
05	REV PER ECO #194,209	RMS		2/17/71
06	ADD REF. DESIG. PER ECO #306	RMS		4/1/71
14	REV PER ECO #992	RMS		6/2/76



Loksatt
0+0 to defer again

Take
Key
from devices

Stand
off
Fetch
ways
TS3

Interrupt Enable
causes Set
Inter Disab
causes Fetch
- does 4 address
from loop being detected and gives PC in set M
TS3

if mem select bit signal is false as shown

Decode
Enable -
when low decoded
output will
be low

Destin
AC
Source
AC

This gate for
first two nibbles during EFA
IF fail
would go to
highest address
in core
This gate for last 2 nibbles
EFA, when bit 8 is 1 (neg)
4 Nibbles during reg #
2 Nibbles if pos on
shuts
address off


See table C1 on C-34
For Control signals
of 80, 1, 2

U293 IR3 IR
283
333 MBC
323

QTY.	DESCRIPTION	PART NO.
	DATA GENERAL CORPORATION	
	SOUTHBORO, MASSACHUSETTS 01772	
	TITLE	
	CPU NOVA 1200	
	DRAWN	
	CHECKED <i>K. Farned</i> 12/1/70	
	ENGINEER <i>A. Gumaer</i> 12/1/70	
	APPROVED	
	FIRST USED ON	
	107-000083	
	MATERIAL	
	FINISH	
	SCALE	
	SIZE CODE	D 001
	DRAWING NUMBER	000088
	REV.	15

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DATA GENERAL CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.

REVISIONS				
REV.	DESCRIPTION	DRFTG.	APP. BY	DATE
01	REVISED PER MKO PRINT	RHS		11/17/70
02	REVISED PER ECO 117	RHS		12/14/70
03	REV PER ECO 138 SHEET 1	RHS		12/21/70
04	REV PER ECO 148	RHS		1/14/71
05	REV PER ECO# 194, 209	RHS		2/19/71
06	ADD REF. DESIG. PER ECO# 366	RHS		4/15/71
14	REV PER ECO# 992	RHS		7/16/72



I ask, p will not cause this, will not shift ACB

Before Pack 153

Looks Old PL after during Rom is read in mem

Loads MBO with 0's at F comm for interrupt

checking for hca 20-37

see if you got loc 20-37

First 2 nibbles check for a 1 on 1 and 15 after nibble for


QTY.	DESCRIPTION	PART NO.
UNLESS OTHERWISE SPECIFIED— DIMENSIONS ARE IN INCHES TOLERANCES ON FRACTIONS DECIMALS ANGLES .XX ± .XX ± .XX ± PARTS TO BE FREE FROM BURRS BREAK ALL EDGES .010		
UNLESS OTHERWISE SPECIFIED— ALL MACH. SURFACES		
DRAWN		
CHECKED	K. French 1/14/70	
ENGINEER	R. Gamm 12/6/70	
APPROVED		
FIRST USED ON		
107-000083		
MATERIAL		
FINISH		
SCALE		
DRAWING NUMBER		REV
D 001 000088		15

DATA GENERAL CORPORATION
SOUTHBORO, MASSACHUSETTS 01772

TITLE
CPU NOVA 1200

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DATA GENERAL CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.

Table with columns: REV., DESCRIPTION, DRFTG., APP. BY, DATE. Includes revision history from REV 01 to REV 14.



Handwritten notes in the top left: 'TOPC + ACB', 'I = ACB', 'I = MBO', 'I = OACD MBO'. Includes notes about 'S Buffer', 'D Buffer', and 'MBO'.

Handwritten notes in the top center: 'I = Combine through O Buffer', 'I = Low No Combining'. Includes notes about 'MULT 1', 'MULT 2', 'MULT 3' and 'MBO'.

Handwritten notes in the top right: 'If hard had High of Software High of Hardware', 'Ld = 12 Parallel', 'sh = 05 shifter', 'Ld = 13 shifter', 'Ld = 13 shifter'.

Handwritten note: 'U40, 39, 38, 37 = MBO'.

Handwritten table with 4 columns and 4 rows: 0 4 8 12, 1 5 9 13, 2 6 10 14, 3 7 11 15.

Handwritten note in a red box: '105, 106, 107, 108 Accumulator Buffer Nibble Buffer'.

Handwritten notes on the left side: 'Act 100', 'ACD 3 SEL', 'ACD 4 SEL', 'ACT 6', 'ACT 1', 'LOAD AC', 'SHIFT 1', 'SHIFT 2', 'SHIFT 3', 'SHIFT 4'.

Handwritten notes in the middle: 'MBC', 'AC via Buffer', 'Stutter causes ATTS3 + load 1st + end Nibbles into ACBs', 'PC', 'More data from PC to MBO', '3:1 Max', 'From U69 P5 for Shift Left - after Save Sheet 1'.

Handwritten notes on the right side: 'MBO', 'ACB', 'U105, 106, 107, 108 Accumulator Buffer Nibble Buffer'.

ALL CAPACITORS ARE IN MICROFARADS AND ALL RESISTORS ARE IN OHMS. 1/4 WATT, WITH 5% TOLERANCE UNLESS OTHERWISE SPECIFIED.

Table with columns: QTY., DESCRIPTION, PART NO. Includes 'DATA GENERAL CORPORATION', 'CPU NOVA 1200', '107-000083', '000088', '15'.